


Fix to UCLA Ready Line

NEW



Wiring Changes

delete	B08 08	-	C 12 10	2	WDOGT+
delete	B01 05	-	B08 08	1	WDOGT+
add	B10 08	-	B01 05	1	WDTOK+
add	B10 08	-	C 12 10	2	WDTOK+
add	B08 06	-	B10 09	1	WDOGT-
delete	A18 12	-	A30 03	2	SELECT+
delete	A30 03	-	B08 03	1	SELECT+
add	A18 12	-	A30 03	2	SELECT+
add	B08 03	-	B 18 05	2	RPLSD+
delete	A16 09	-	B19 08	2	RSEL-
add	B19 08	-	B10 10	1	RSEL-
add	A16 09	-	B10 08	2	RSEL-
add	C20 13	-	B10 11	2	WSEL-

Wire List Changes - run list

delete	WDOGT+	
add	WDTOK+	
	B10 08	- B 01 05 1
	B10 08	- C 12 10 2
add	WDOGT-	
	B08 06	- B10 09

delete	SELECT+	
	A3003 - B0803	1
add	RPLSD	
	B0803 - B1805	2
add	RSELL-	
	B1908 - B1010	1
add	WSELL-	
	C2013 - B1011	2

Wire List Changes - module list

change	B0105	WOTOK+
change	B0803	RPLSD+
delete	B0806	WDOGT-
delete	B0808	
add	B1008	WOTOK+
add	B1009	WDOGT-
add	B1010	RSELL-
add	B1011	WSELL-
change	C1210	WOTOK+

Module Layout

B10 - 7410 change to F

Note: Timing for 9601 can be any reasonable interval. Ready line will stay up while an operation is selected and for m seconds after RPLSD ~~ends~~ ~~there~~ fires where m is the length of WDOGT. Two seconds is perhaps quite reasonable.